[9284] in cryptography@c2.net mail archive
chip-level randomness?
daemon@ATHENA.MIT.EDU (R. A. Hettinga)
Fri Sep 14 22:43:30 2001
Mime-Version: 1.0
Message-Id: <p0510030eb7c7bae1264d@[10.0.1.5]>
Date: Fri, 14 Sep 2001 09:51:41 -0400
To: cryptography@wasabisystems.com
From: "R. A. Hettinga" <rah@shipwright.com>
Content-Type: text/plain; charset="us-ascii"
I'm rooting around for stuff on hardware random number generation.
More specificially, I'm looking to see if anyone has done any
entropy-collection at the chip-architecture level as part of the logic of a
chip.
I saw somewhere the intel had done it as part of the Pentium, for instance,
but I can't find out whether it's an actual entropy collector, or just a
PRNG.
Cheers,
RAH
--
-----------------
R. A. Hettinga <mailto: rah@ibuc.com>
The Internet Bearer Underwriting Corporation <http://www.ibuc.com/>
44 Farquhar Street, Boston, MA 02131 USA
"... however it may deserve respect for its usefulness and antiquity,
[predicting the end of the world] has not been found agreeable to
experience." -- Edward Gibbon, 'Decline and Fall of the Roman Empire'
---------------------------------------------------------------------
The Cryptography Mailing List
Unsubscribe by sending "unsubscribe cryptography" to majordomo@wasabisystems.com
