[118647] in Cypherpunks
ASIC Development & Verification Outsourcing
daemon@ATHENA.MIT.EDU (RRivkin@technology-mail.com)
Mon Oct 4 19:40:14 1999
Date: Mon, 4 Oct 1999 19:18:29 -0400 (EDT)
From: RRivkin@technology-mail.com
Message-Id: <199910042318.TAA24586@mail.video-collage.com>
To: cypherpunks@algebra.com
Reply-To: RRivkin@technology-mail.com
Dear Colleague:
Our engineers are expert at advanced ASIC design, simulation and verification.
We operate at the state-of-the-art for density (.18 micron) and speed, in CMOS
and other processes. Some of our most recent projects have involved the
architecture, design, simulation and verification of Terabit protocol processing
chips (ATM and IP), Terabit routing chips and chips for Dense Wave Division
Multiplexing (DWDM) applications. We use all of the most popular design tools,
including VHDL, Verilog, Synopsys, Motive, etc. Our engineers have created full
board-level simulation environments and advanced emulation environments.
With 15+ years of ASIC development experience, we have devised very powerful
and sophisticated methodologies for verification, quality assurance, and
schedule and risk reduction.
For further information, please call 888-597-9284, leave a message, and one
of our engineers will be happy to return your call. Or you may e-mail me at
RRivkin@Technology-Mail.com
*****************
If you do not wish to receive announcements concerning our other technologies,
click here: mailto:RRivkin@Technology-Mail.com?subject=remove (and send)
