[464] in Best-of-Security

home help back first fref pref prev next nref lref last post

BoS: Re: Intel Pentium Bug

daemon@ATHENA.MIT.EDU (Joe Ilacqua)
Sat Nov 15 12:48:49 1997

Delivered-To: best-of-security-mtg@menelaus.mit.edu
Date: 	Fri, 7 Nov 1997 21:35:06 -0700
Reply-To: Joe Ilacqua <spike@INDRA.COM>
From: Joe Ilacqua <spike@INDRA.COM>
Old-X-Originally-To: To: BUGTRAQ@NETSPACE.ORG
Old-X-Originated-From: From: Joe Ilacqua <spike@INDRA.COM>
Errors-To: best-of-security-request@cyber.com.au
To: best-of-security@cyber.com.au
Resent-From: best-of-security@cyber.com.au


The idea isn't exactly new.  RISC chips seem particularly vulnerable
to this sort of thing.   Take a look at
"http://people.delphi.com/gjc/crashme.html"  It's been around since
the early 90s.  It genrates random code and then try to run it.  I've
seen it crash Sparcs and MIPS proccessor quite effectively.

->Spike



home help back first fref pref prev next nref lref last post